 Abstract-Analysis and design of a low-noise transconductance amplifier (LNTA) aimed at selective current-mode (SAW-less) wideband receiver front-end is presented. The proposed LNTA uses double cross-coupling technique to reduce noise figure (NF), complementary derivative superposition (DS), and resistive feedback to achieve high linearity and enhance input matching. The analysis of both NF and IIP3 using Volterra series is described in detail and verified by SpectreRF® circuit simulation showing NF < 2 dB and IIP3 = 18 dBm at 3 GHz. The amplifier performance is demonstrated in a two-stage highly selective receiver front-end implemented in 65 nm CMOS technology. In measurements the front-end achieves blocker rejection competitive to SAW filters with noise figure 3.2-5.2 dB, out of band IIP3 > +17 dBm and blocker P1dB > +5 dBm over frequency range of 0.5-3 GHz.
Index Terms-Low-noise transconductance amplifier (LNTA), highly linear LNA, wideband LNA, SAW-less receiver, wideband selective RF front-end.
I. INTRODUCTION
OR a multi-standard radio receiver the wideband RF frontend circuit is essential. It is well known that a low-noise amplifier (LNA) as the first front-end stage largely decides the receiver performance in terms of noise figure (NF) and linearity. With relaxed requirements on RF filters the demands placed on the front-end linearity are usually increased according to intermodulation or cross-modulation effects evoked by strong interferers. While the nonlinear contribution of the following receiver stages is raised by the LNA gain, the overall NF is reduced. As a consequence a reasonable balance between linearity and noise performance of the LNA, mixer, and to some extent the baseband stages must be attained. One possible solution to this problem is a current-mode front-end where LNA is a transconductance amplifier (LNTA) followed by a passive mixer [1] [2] [3] [4] [5] [6] [7] . Since current rather than a voltage is applied, the mixer design is simplified and also the effect of 1/f noise is diminished. Most of those designs implement the concept of so called SAW-less front-end making use of N-path filtering [8] . In fact, it is the high output impedance of LNTA that jointly with low impedance of the N-path circuitry enables significant blocker attenuation at offset frequencies. In this case the demands for the input range (up to 0 dBm, i.e. 632
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Q-T. Duong and J. Dąbrowski are with the Dept. of Electrical Engineering, Linköping University, Sweden, SE-581 83, Sweden, F. Qazi is with Catena AB, Stockholm, Sweden, (e-mail: tai qazi jdab @isy.liu.se ). mVpp), and respectively for the linearity and compression of the LNTA, are exacerbated since the attenuation is achieved at the output rather than at the input of the amplifier. Additionally, such an LNTA is challenged by the requirement of wideband (WB) operation typical of the contemporary multi-band radios.
The LNTA nonlinearity originates from two major sources: nonlinear transconductance which converts linear input voltage to nonlinear output drain current, and nonlinear output conductance, the effect of which is evident under large output voltage swing. The latter can be avoided using a low impedance output load that is usually achieved using a passive mixer followed by a transimpedance amplifier (TIA) [1] [2] [3] [4] [5] [6] .
Several techniques exist to improve linearity of LNAs [9] . The optimization of gate bias voltages can fairly improve linearity of LNA [10] but it leads to reduced range of the input amplitudes and increased sensitivity to process variation. The WB negative feedback by resistive source degeneration also improves linearity but limits the voltage headroom of the devices and adds extra noise. Superposition of an auxiliary transistor to cancel nonlinearity of the main device, called derivative superposition (DS), extends fairly the linear gain range [11, 12] . Its variant referred to as the complementary DS also improves the second order nonlinearity of the amplifier [13] . More recently, this technique has been also presented in [15, 17, 7] . Unlike DS, in the post-distortion technique (PD) the auxiliary device operates in saturation and is controlled by the output voltage. The PD advantage is in superior PVT robustness as demonstrated e.g. in [18] .
Other critical concerns in LNA/LNTA design i.e., the input matching and noise figure (NF) usually cannot be compromised. A popular wideband matching technique exploits the common gate (CG) circuit with its input impedance approximated by the inverse of the front device transconductance (1/gm). Since in this case gm is virtually bound to 20 mS, achieving larger effective values of the amplifier transconductance requires an extra amplification stage. To guarantee NF of the CG amplifier below 3 dB extra mechanisms are necessary, such as negative /positive feedback [23, 24] , output noise cancellation using an auxiliary amplifier [20] (also called feed forward cancellation), or capacitive cross coupling when a balanced circuit is used [19] . Another WB matching technique providing a low NF is based on the reactive feedback which requires on-chip RF transformers [21] .
A combination of a low noise figure with high linearity for wideband LNTA applications in CMOS was presented in [1-6, 13, 14, 25] . In particular, the noise cancelling receiver demonstrated in [4] extends the noise cancelling to the N-path filter / mixer resulting in the superior NF, but it consumes more power than the circuits using conventional noise cancellation [1-3, 5, 6] .
In this paper we present analysis and design of LNTA suitable for current-mode wideband front-end with RF N-path filtering in 0.5 to 3 GHz frequency range. The LNTA design combines two linearization techniques, namely the derivative superposition and resistive feedback, with NF reduction by double capacitive cross-coupling which results in superior noise performance. The resistive feedback also helps to attain good input matching without sacrificing gain of the common gate input stage. By using elevated supply voltage the LNTA can tolerate blockers up to 0 dBm without compression. The mathematical analyses of NF and IIP3 are described in detail and the achieved estimates are verified by SpectreRF® simulation. The LNTA is implemented and measured in a twostage highly selective receiver front-end, integrated using 65 nm CMOS technology [7] .
The paper is arranged as follows. In Section II we derive the LNTA circuit architecture combining various mechanisms to achieve the intended performance. In Section III we analyze the noise figure and verify the attained estimate by simulation. The Volterra series based analysis of IIP3 and verification is presented in Section IV. In Section V the LNTA implementation as a part of the receiver front-end with RF Npath filtering is presented. Conclusion is provided in the last section.
II. LNTA DESIGN
Based on our preliminary work [17] , here, we describe the LNTA design in detail, including a complete noise and linearity analysis.
For high linearity we refer to the complementary DS technique, which due to the reusing of current, gives also significant power savings. The complementary common gate (CG) architecture has been preferred over its counterpart, common source (CS) (Fig. 1) , for the ease in achieving wideband input matching and low noise figure.
By using appropriate bias voltages the nonlinear third order gm terms can be cancelled providing a high value of IIP3 [13, 14, 15, 16] . In this case the pMOS is an auxiliary transistor with gm much smaller than that of nMOS. Large off-chip inductors L1, L2 rather than resistors are used to guarantee maximum bias voltage Vds and thereby to reduce the gds nonlinearity that is increasingly pronounced in deep submicron CMOS.
The input impedance and noise factor for the DS-CG circuit can be estimated from where Rso is the source resistance, γ is the excess channel thermal noise coefficient, and α=gm/gd0, with gm as the device transconductance and gd0 as zero-biased channel conductance. Clearly, for perfect matching we have F  1+/α. In deep submicron CMOS  /α > 2/3, and to reduce its effect on F we use a differential (balanced) variant of this circuit where the capacitive cross-coupling technique is adopted [19, 22] . In this case, F can be estimated from   We observe that for /α 1, the expected noise figure is NF = 10log(1.5)  1.75 dB.
Further noise factor improvement as we proposed in [17] can be achieved by using double capacitive cross-coupling circuit shown in Fig. 2 (to be discussed in detail in Sec. III).
By sizing up the transistors the LNTA transconductance can be increased to some extent, but the input impedance is decreased accordingly and the reflection coefficient S11 is largely deteriorated. One solution to mitigate this tradeoff is based on the source degeneration technique. Acting as a local negative feedback it additionally improves circuit linearity. With a resistance Rsn as shown in Fig.3 the LNTA input impedance can be restored as demonstrated by (4) for the n-MOS part of the circuit. Knowing that gm/Cgs = 2fT where fT  100 GHz, for simplicity we can assume Cgs/gm = f /fT  0.
Then for the nMOS part of the circuit we find
where Ydsn is the drain-source admittance and ZL is the loading impedance while the inductor reactance goes to infinity. A similar formula can be derived for the pMOS part ( Hence, there is a tradeoff between the input matching and LNTA gain. For perfect matching no increase in Gm is achieved. In practice, however, the requirement is S11 < -10 dB. To meet this condition the corresponding boundaries of Zin can be found:
, where Rso is the matching resistance. In an extreme case, when Zin = 2Rso and Rs = 0 we have Gm  2/2Rso. Next, the transistors are sized up and by using Rs we obtain Zin = 0.67Rso with the corresponding Gm  3/Rso. This means 3 increase in Gm (9.5 dB) is feasible while S11 = -10 dB. Clearly, larger values of Rs should be avoided here to preserve a sufficient Vds voltage headroom. Also the noise factor is traded for S11 as the Rs resistors add noise. Moreover, when the loading impedance ZL is selective (as for N-path filters), its impedance goes down at offset frequencies and the input impedance (4) is reduced accordingly providing thereby attenuation of blockers at the amplifier input.
The proposed final LNTA circuit, designed in 65 nm CMOS is shown in Fig.4 . It combines the discussed above techniques to achieve high linearity and a low noise figure over a wide frequency range. Four off-chip inductors providing reactance of a few hundred Ohms each are large enough to guarantee S11 < -10 dB also at lower frequencies. Similarly, the coupling capacitances Cs > 10 pF should be chosen (Xs < 2) to avoid reduction of LNTA transconductance gain. Four of them (connected to transistor gates) must be integrated at the expense of the silicon area overhead. After choosing the bias voltages (to be discussed in Sec. IV) and the output DC equal to VDD/2 the sizes of the MOS transistors Mp, Mn were chosen to achieve the best third-order gm cancellation with 29m/65nm and 48m/65nm, respectively. The source degeneration resistors providing correction of S11 are Rsp = 17  and Rsn = 111 . 
where k is Boltzmann's constant, T is the absolute temperature in Kelvin. The differential noise current at the output in_out = iy -ix can calculated using superposition principle. In particular for vns the currents i1,… i4 as shown in Substituting (7) into (9), the voltage of vx -vy can be found as
The output differential noise current ins_out = iy -ix due to noise source of vns can be calculated as
With similar procedure, we can calculate the output differential noise currents inM1_out, inM3_out, inRsp_out, inRsn_out due to vnM1, vnM3, vnRsp and vnRsn respectively The same noise contribution will be achieved from the other half of the circuit. The noise factor (F) and noise figure (NF) will be calculated based on (12) (13) (14) (15) (16) 
In order to compare NF of the proposed circuit to the one with conventional cross-coupling, the equivalent circuit can be simplified by ignoring the gate-source capacitances. The noise factor in this case will be It should be noted that the double cross-coupling results in ¼ coefficient for the (γ/α) contribution as compared to ½ for the traditional cross-coupling. Moreover, the noise factor contribution by the source degeneration resistors (the 3 rd term in (21)) appears less than the one by transistors for (γ/α) > 1. A comparison between NF of the proposed circuit and the conventional one (3) for gm1 = gm2 = 30 mS, gm3 = gm4 = 13.6 mS, Rso = 50 , Rsn = 111 , Rsp = 17 , is shown in Table I . With technology scaling the ratio (γ/α) is increasingly large so the NF improvement is more pronounced. For example with (γ/α) = 1.5 the proposed LNTA can improve NF from 2.43 dB down to 1.34 dB.
The NF comparison of the presented analytical model and SpectreRF® circuit simulation including the gate-source capacitances according to (12) (13) (14) (15) (16) is shown in Fig. 6 . In this verification we use specifications captured from the designed chip: gm1 = gm2 = 30 mS, gm3 = gm4 = 13.6 mS, Rso = 50 , Rsp = 17.2 , Rsn = 110.8 , Cgsn = 30 fF, Cgsp = 20 fF. As seen the respective differences remain within 0.08 dB that can be considered negligible.
IV. LINEARITY ANALYSIS USING VOLTERRA SERIES
The simulation environment using a conventional inverter, here, also considered as common-source complementary DS circuit, with output bias voltage was proposed in [13] as shown in Fig. 7a . This circuit can achieve high linearity due to subtraction of the nonlinear current components of the transistors Mp and Mn. Both the second and third order terms can be partly cancelled if the circuit is appropriately biased. However, the useful input range is very narrow as shown for g3 in Fig. 7b where g3 =  3 io/(Vin) 3 . In effect the possible blockers are not well tolerated by this circuit, still resulting in significant distortion.
A possible way to overcome this problem is using different bias voltages for Mp and Mn in combination with the resistive source degeneration applied to the both transistors as presented in Fig. 8a [17] . In Fig. 8b , the input voltage range can be significantly increased comparing the previous case in Fig. 7b .
The following analysis aims at describing IIP3 and thirdorder gain H3 of LNTA using the Volterra series approach. Figure 9 shows the small-signal model for linearity analysis where the differential circuits are assumed to be identical for simplicity. The drain current of Mp and Mn can be modelled up to 3 rd -order as 
Applying the Volterra series to the output voltage where vin = vinp -vinn and vout = voutp -voutn. If circuits are completely symmetric vout can be calculated as
From (27) sp p dp gsp p dn dp dn dp n p so 
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From [18, 25] 
DS technique has been used to cancel the third-order transconductance distortion g3 well [9] but the operating range of input voltage Vgs is not wider than 200 mV. In this design, we propose a technique that can cancel the third-order voltage gain (41) in larger operating range up to 650 mV shown in Fig. 10 . From that figure, the bias voltages can be chosen as Vgsn = 570 mV and Vsgp = Vgsn + 190 mV = 760 mV. Therefore IIP3 of LNTA is not sensitive to the bias voltages and can tolerate large blockers up to 0 dBm. The IIP3 obtained by the Volterra series model (42) and by SpectreRF TM simulations are depicted in Fig. 11 for two RF frequencies with the following parameters g1n = 30 mS, g1p = should be noted that the increment of IIP3 for Cload increased from 0.2 pF to 1 pF (5) at fRF = 520 MHz is almost the same as the one achieved for the frequency change from 520 MHz to 3 GHz (approx. 5 as well) for Cload = 0.2 pF. In post-layout simulation with pad and bonding wire parasitics the IIP3 estimate at fRF = 3 GHz with 40 MHz spacing is reduced by 4 dB, i.e. from 22 dBm at transistor level to 18 dBm for 2.5 V supply. The Monte-Carlo postlayout simulation under process variation with fixed bias is shown in Fig. 12 . The mean value is 17.9 dBm while the standard variation is only 0.24 dB. To see the separate contributions to IIP3 by the different mechanisms used we found IIP3 to be reduced by 3 dB, down to 15 dBm, for supply voltage changed to the standard value, 1.2 V. The circuit will lose 6 dB more when the derivative superposition technique is excluded resulting in IIP3 = 9 dBm. Finally, by removing the resistive degeneration, IIP3 = 5 dBm is attained.
Using a linear model also the LNTA transconductance estimate can be verified against the analytical model (5). From simulations over the operating frequency range with ZL << rds, Gm varying between 17 -17.7 mS can be found whereas from (5) it is around 18 mS. To reduce the effect of rds on Gm in this simulation a larger CL = 4 pF has been chosen.
V. IMPLEMENTATION OF A SELECTIVE RECEIVER FRONT-END
The proposed LNTA is used in a selective two-stage RF front-end [7] shown in Fig. 13 . In order to tolerate blockers up to 0 dBm (632 mVpp) we have used elevated supply voltage of 2.5 V for LNTA1 and the standard supply of 1.2 V for the LNTA2. To prevent loading of the first stage, which could degrade the filter transfer function, a simple CMOS buffer is added in front of LNTA2 as shown in Fig. 14 . The schematic topology of LNTA2 is similar to LNTA1 except for the values of bias voltages, resistances and sizes of transistors. The design was fabricated in 65 nm CMOS technology and the chip photo is shown in Fig. 15 . A significant portion of the chip area is occupied by the banks of baseband capacitors CBB, which allow for bandwidth programming. The maximum power consumption at 3 GHz amounts for 113 mW and it drops to 46 mW at 0.5 GHz.
With N-path filter as a load the LNTA noise figure is raised by approximately 1 dB that can be attributed to noise folding as devised in [7] . In effect, the two-stage front-end NF varies between 3.2 dB and 5.2 dB for frequencies between 500 MHz and 3 GHz, respectively. The NF at 2 GHz under 0 dBm blocker with 100 MHz offset is 12 dB that is below the 3GPP limit. Similarly, the in-band IIP3 is only less than 0 dBm due to large loading impedance (large voltage swing). On the contrary, the out-of-band IIP3 is as large as +20 dBm in the lower frequency range and +17 dB at 3GHz. Additionally, superior blocker rejection of 44 dB is attained for frequencies up to 2 GHz and 38 dB at 3 GHz owing to the two-stage filtering [7] . Measured S11 for different LO frequencies is shown in Fig. 16 . Within the whole frequency range 0.5-3 GHz, S11 is below -10 dB in the bandwidth of interest.
A comparison of the state-of-the-art and the presented LNTA design as well as the respective RF front-end based on N-path filtering is given in Table II . In simulations the standalone amplifier compares favorably to the other work. Clearly, the LNTA design is critical for the performance of the measured front-end which, while superior in terms of blocker rejection, can be found well in line with the remaining stateof-the-art specifications. 
V. CONCLUSIONS
In this paper we have presented LNTA design suitable for current-mode wideband front-end in CMOS technology. The amplifier architecture has been derived from the common gate circuit making use of complementary DS technique, which enables highly linear amplification. The tradeoff between the input matching and the transconductance of transistors (gm) has been mitigated by resistive source degeneration. As a negative feedback it also supported the amplifier linearity. On the other hand, a suitable impedance mismatch at the input was useful to achieve a larger amplifier gain (Gm).
Superior noise performance has been attained by the double capacitive cross-coupling technique in a differential setup as proposed in this work. In effect, the LNTA compares favorably with the state-of-the-art designs both in terms of NF and linearity.
We have presented a complete NF analysis and Volterra series based IIP3 analysis of the amplifier. The obtained estimates were shown compliant with the circuit simulation results. The LNTA was implemented in 65 nm CMOS as a part of a tunable RF front-end using two-stage N-path filtering technique that provided blocker rejection competitive to SAW filters. Owing to the LNTA design the front-end linearity and noise performance have been placed well in line with the state-of-the-art.
APPENDIX A DERIVATION OF THE VOLTERRA OPERATORS FOR THE
PROPOSED LNTA: G1, G2 AND G3
For the circuit shown in Fig. 9 the respective currents and voltages can be expressed as p dp outn dp
) ( dn sn dp sp dn dp loadn outn r v r
Substituting (22, 23) into (A1, A2) with maximum 3 rd order of vin, we have where outn dp
Substituting (22, 23) , (A3, A9-13) into (A4), we have 
